Traditional centralized I/O systems are inadequate for building large machines. Running high-speed I/O lines over long distances can cause significant I/O signal noise. Industrial Ethernet solves this problem by providing a remote I/O methodology accelerated by FPGAs. The FPGAs provide a protocol for real-time deterministic jitter-free Ethernet communications, as well reliable deterministic synchronization capabilities over large distances.
Registrants will learn:
Advantages of Industrial Ethernet for remote IO
How to synchronize systems at high frequencies with under 200µs cycle times
How Industrial Ethernet is implemented on a standard FPGA
FPGA design for high-speed Industrial communications
Developers of consumer display products face a daunting design challenge. The application-specific standard products used in these products historically are built with custom ASIC development cycles, typically three to five years. The consumer market demands new products and features on a yearly basis. The result is that consumer product developers cannot rely solely on fixed-function ASSPs to deliver the frequency of innovation demanded by their customers. This paper describes how designers can take advantage of this approach with Altera Cyclone III FPGAs, which meet the performance, I/O, signal processing, memory and cost efficiency requirements of this application space.
With the introduction of the 65-nm Cyclone III family, Altera continues to deliver greater capabilities to designers of cost-sensitive high-volume applications. The move to the 65-nm process node provides the benefits associated with smaller process geometries. However, along with these benefits, the 65-nm process brings with it new challenges related to power consumption. This white paper from Altera describes the maintenance or exceeds performance versus similar 90-nm process devices, while significantly lowering static and dynamic power consumption at 65 nm.
Emerging wireless applications such as remote radio heads, pico/femto base stations, WiMAX Customer Premises Equipment (CPE) and Software Defined Radio (SDR) have stern power consumption and low cost requirements. In addition to these challenges, given the high data rate requirements and ever-evolving standards, designers also need to ensure high performance and flexibility in the end products. This white paper offers an overview of how Altera Cyclone III FPGAs address the diverse requirements for wireless applications, with the WiMAX pico base station presented as a case study.